版图设计工程师
任职要求:
1、本科及以上学历,微电子、物理相关专业;
2、3年以上版图设计工作经验。
3、熟悉工艺流程和版图设计流程,能够独立完成整体版图设计、验证工作;
4、熟悉DRC及LVS验证,能够熟练运用Cadence进行IC Layout设计;
5、熟练使用Pamp;
R工具,有SOC后端工作经验者优先;
6、工作认真、耐心细致、有团队合作精神。
主要职责:
1.根据设计要求完成集成电路版图单元库模块整体版图设计;
2.完成集成电路版图的DRCLVS验证并进行寄生参数提取;
3.对集成电路进行可靠性分析测试.
Layout Design Engineer
-work closely with circuit designer to implement high-performance custom mix-signal analog designs and develop mask layouts for consumer/medical/automotive application products.
join a cross-functional team responsible for developing leading edge IC products that ultimately achieve high volume production.
Job Qualifications
- Bachelor's degree in Electrical Engineering (or related field) or equivalent experience
- Minimum three years experience in custom analog IC physical design
- Experience with schematic-driven layout, floor planning, chip level routing, design for manufacturing and design rule and connectivity verification is required
- Experience using Cadence Virtuoso XL preferred
- Familiarity with both analog and digital layout tools and flows, circuit design concepts and
IC manufacturing processes desired
Tel:+86-755-66606339
Email:lisa.ke@yaxunhr.com
QQ:2306792074
邮件发送成功
订阅失败
您的订阅已超过上限,如需继续订阅,请在 订阅管理 中至少停用1条订阅。
查看地图
前往高德地图查看
使用微信“扫一扫”
打开网页后点击右上角“分享按钮